



Regulation R17

Subject code: 1P5DB

# TKR COLLEGE OF ENGINEERING AND TECHNOLOGY

(Autonomous, Accredited by NAAC with 'A' Grade)

## B.Tech III Year I Semester Supplementary Examinations, June 2022 LINEAR & DIGITAL IC APPLICATIONS

(ECE)

Maximum Marks: 70

Date: 04.07.2022 Duration: 3 hours

- Note:
1. This question paper contains two parts A and B.
  2. Part A is compulsory which carries 20 marks. Answer all questions in Part A.
  3. Part B consists of 5 Units. Answer any one full question from each unit.
  4. Each question carries 10 marks and may have a, b, c, d as sub questions.

Part-A

All the following questions carry equal marks

(10x2M=20 Marks)

- 1 Define Operational amplifier.
- 2 List features of 741 op-amp.
- 3 Write the relation between lock range and capture range in a PLL.
- 4 Draw the frequency response characteristics of a notch filter.
- 5 What do you mean by quantization error in an ADC?
- 6 Mention the advantages of R-2R ladder DAC.
- 7 Define noise margin and propagation delay.
- 8 Discuss about parity generator/checker IC.
- 9 What is race around condition? How is it avoided?
- 10 List the basic types of shift registers in terms of data movement.

Part-B

Answer All the following questions.

(10M X 5=50Marks)

- 11.a Explain various DC and AC characteristics of an op-amp. 7
  - b. Determine the output voltage of the differential amplifier having input voltages  $V_1=1\text{mV}$  and  $V_2=2\text{mV}$ . The amplifier has a differential gain of 5000 and CMRR 1000. 3
- OR
- 12.a Explain the operation of Integrator and plot its output waveforms for different inputs. 6
  - b Draw and Explain the internal structure of voltage regulator IC 723. 4
- 13 Explain triangular waveform generator using IC 741 and derive frequency of oscillations. 10
- OR
- 14.a Draw the block diagram of 565 PLL and explain about each block. 6
  - b Calculate output frequency  $f_0$ , lock range and capture range of a 565 PLL if  $R_T = 10\text{K ohms}$ ,  $C_T = 0.01\mu\text{F}$  and  $C = 10\mu\text{F}$  4

- 15.a With neat diagram explain working of weighted resistor DAC. 6
- b Compare weighted resistor DAC and R-2R ladder DAC. 4
- OR
- 16.a Explain the working of a parallel comparator type A/D converter. 7
- b Write the specifications of ADC. 3
- OR
- 17 Design BCD to gray code converter. 10
- OR
- 18 Explain with neat diagram interfacing of TTL gate driving CMOS and CMOS driving TTL Gates. 10
- 19 Differentiate between ripple counter and synchronous counter? Design a 3-bit synchronous counter. 10
- OR
20. Draw and explain 4-bit universal shift register. 10