

DIGITAL LOGIC DESIGN

(EEE)

Maximum Marks: 70

Date: 08.05.2023

Duration: 3 hours

- Notes:**
1. This question paper contains two parts A and B.
 2. Part A is compulsory which carries 20 marks. Answer all questions in Part A.
 3. Part B consists of 5 Units. Answer any three full questions from each unit.
 4. Each unit carries marks 10 marks and you have a, b, c, d as sub questions.

Part-A

All the following questions carry equal marks		(10X2M=20 Marks)	Marks	CO	BTL
1	What is Gray code?		2M	1	L1
2	How do you obtain dual of an expression?		2M	1	L1
3	What is the prime implicant chart?		2M	2	L1
4	Define the full adder.		2M	2	L1
5	Write the differences between combinational and sequential circuits.		2M	3	L1
6	What is race around condition?		2M	3	L1
7	Differentiate between RAM and ROM.		2M	4	L1
8	What are drawbacks of ripple counters?		2M	4	L1
9	What are finite state machines?		2M	5	L1
10	Define an universal machine.		2M	5	L1

Part-B

Answer All the following questions.		(5X10M=50Marks)	Marks	CO	BTL
11	a) Convert the gray number 101101 into decimal, hex, and octal. b) Perform the subtraction in BCD using 9's complement method for 592.6-887.9		5M 5M	1	L2
OR					
12	Expand $(A+D)(A+C)(A'+B)(A'+B+C)$ into max terms and min terms.		10M	1	L2
13	Minimize the following expression using K-map and realize using NAND Gates. $F(A,B,C,D) = \sum m(0,1,2,9,11) + \sum d(8,10,14,15)$.		10M	2	L2
OR					
14	Explain about Multiplexer. Design a 32X1 multiplexer using 4x1 multiplexer.		10M	2	L2
15	Explain the circuit of a 4-bit ripple-carry adder.		10M	3	L2
OR					
16	a) Draw a neat circuit diagram of positive edge triggered D flip-flop and explain its operation. b) Convert D flip-flop into JK flip-flop.		5M 5M	3	L2

17	What do you mean by universal shift register? Draw and explain its circuit diagram and operation.	10M	4	L2																							
OR																											
18	Design a 4-bit up/down Synchronous BCD counter using T flip flops.	10M	4	L2																							
19	Construct the compatibility graph and obtain the minimal cover table for sequential machine given by state table below. <table><tr><th rowspan="2">PS</th><th colspan="2">NS,Z</th></tr><tr><th>I₁</th><th>I₂</th></tr><tr><td>A</td><td>E, 1</td><td>B, 1</td></tr><tr><td>B</td><td>F, 1</td><td>A, 1</td></tr><tr><td>C</td><td>E, -</td><td>C, 1</td></tr><tr><td>D</td><td>F, 0</td><td>D, 1</td></tr><tr><td>E</td><td>C, 0</td><td>C, 1</td></tr><tr><td>F</td><td>D, -</td><td>B, 1</td></tr></table>	PS	NS,Z		I ₁	I ₂	A	E, 1	B, 1	B	F, 1	A, 1	C	E, -	C, 1	D	F, 0	D, 1	E	C, 0	C, 1	F	D, -	B, 1	10M	5	L2
PS	NS,Z																										
	I ₁	I ₂																									
A	E, 1	B, 1																									
B	F, 1	A, 1																									
C	E, -	C, 1																									
D	F, 0	D, 1																									
E	C, 0	C, 1																									
F	D, -	B, 1																									
OR																											
20	a) What are the Moore and Mealy machines? Compare them. b) What are the capabilities and limitations of finite state machines? Explain.	5M 5M	5	L2																							