



**B.Tech IV Semester Supplementary Examinations, December 2024**

**DIGITAL LOGIC DESIGN**  
**(Electrical And Electronics Engineering)**

**Maximum Marks: 70**

**Date:10.12.2024**

**Duration: 3 hours**

- Note:**
1. This question paper contains two parts A and B.
  2. Part A is compulsory which carries 20 marks. Answer all questions in Part A.
  3. Part B consists of 5 Units. Answer any one full question from each unit which carries 10M.
  4. Each question carries 10 marks and may have a, b, c, d as sub questions.

**Part-A**

All the following questions carry equal marks (10X2M=20) Marks		CO	Bloom Tx
1	What is Gray code?	1	L1
2	How do you obtain dual of an expression?	1	L1
3	What are don't cares?	2	L1
4	What is minterm? Give example.	2	L1
5	Compare latch and flip flop.	3	L1
6	List the applications of Multiplexers	3	L1
7	Differentiate between RAM and ROM.	4	L1
8	Define the ring counter.	4	L1
9	What are finite state machines?	5	L1
10	Define sequential machine.	5	L1

**Part-B**

Answer All the following questions. (5X10M=50Marks)		CO	Bloom Tx
11	A) Convert the gray number 101101 into decimal, hex, octal [5M] B) Perform the subtraction in BCD using 9's complement method for 592.6-887.9 [5M]	1	L2
OR			
12	Expand $(A+D')(A+C')(A'+B)(A'+B+C)$ into max terms and min terms. [10M]	1	L2
13	Minimize the following expression using Kmap and realize using NAND Gates. $F(A,B,C,D) = \sum m(0,1,2,9,11) + d(8,10,14,15)$ . [10M]	2	L2
OR			
14	Explain about Multiplexer. Design a 32X1 multiplexer using 4x1 multiplexer. [10M]	2	L2
15	Draw the circuit diagram of J-K flip flop with NAND gates and explain its operation with the help of truth table. [10M]	3	L2
OR			

16	A) Draw a neat circuit diagram of positive edge triggered D flip-flop and explain its operation. [5M] B) Convert D flip-flop into JK flip-flop. [5M]	3	L2																							
17	What do you mean by universal shift register? Draw and explain its circuit diagram and operation. [10M]	4	L2																							
OR																										
18	Design a 4-bit up/down Synchronous BCD counter using T flip flops. [10M]	4	L2																							
19	Construct the compatibility graph and obtain the minimal cover table for sequential machine given by state table below [10M]	5	L2																							
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">PS</th> <th colspan="2">NS,Z</th> </tr> <tr> <th>I<sub>1</sub></th> <th>I<sub>2</sub></th> </tr> </thead> <tbody> <tr> <td>A</td> <td>E, 1</td> <td>B, 1</td> </tr> <tr> <td>B</td> <td>F, 1</td> <td>A, 1</td> </tr> <tr> <td>C</td> <td>E, -</td> <td>C, 1</td> </tr> <tr> <td>D</td> <td>F, 0</td> <td>D, 1</td> </tr> <tr> <td>E</td> <td>C, 0</td> <td>C, 1</td> </tr> <tr> <td>F</td> <td>D, -</td> <td>B, 1</td> </tr> </tbody> </table>	PS	NS,Z		I <sub>1</sub>	I <sub>2</sub>	A	E, 1	B, 1	B	F, 1	A, 1	C	E, -	C, 1	D	F, 0	D, 1	E	C, 0	C, 1	F	D, -	B, 1		
PS	NS,Z																									
	I <sub>1</sub>	I <sub>2</sub>																								
A	E, 1	B, 1																								
B	F, 1	A, 1																								
C	E, -	C, 1																								
D	F, 0	D, 1																								
E	C, 0	C, 1																								
F	D, -	B, 1																								
OR																										
20	A) Compare the Moore and Melay machines. [4M] B) What are the capabilities and limitations of finite state machines? Discuss. [6M]	5	L2																							